Today, NAND flash memory based solid-state-drives (SSDs) are widely used for mobile applications instead of hard-disk-drives (HDDs). Thus, 3D-SSD system with an on-board 20-V booster has been proposed in [1] [2] [3] to increase storage capacity in a package. The booster generates the program voltage of 20 V from the supply voltage of 1.8 V. This technique enables to remove a charge pump circuit in each NAND chip [1] . However, since the performance of the boost converter is sensitive to parasitic parameters, the proposed 3D-SSD system should be carefully designed. The parasitic resistors (R TSV ) and capacitors (C TSV ) of TSVs degrade the rise-time (T rise ) and energy dissipation (E rise ) [2, 4] .
Introduction
Today, NAND flash memory based solid-state-drives (SSDs) are widely used for mobile applications instead of hard-disk-drives (HDDs). Thus, 3D-SSD system with an on-board 20-V booster has been proposed in [1] [2] [3] to increase storage capacity in a package. The booster generates the program voltage of 20 V from the supply voltage of 1.8 V. This technique enables to remove a charge pump circuit in each NAND chip [1] . However, since the performance of the boost converter is sensitive to parasitic parameters, the proposed 3D-SSD system should be carefully designed. The parasitic resistors (R TSV ) and capacitors (C TSV ) of TSVs degrade the rise-time (T rise ) and energy dissipation (E rise ) [2, 4] .
On the other hand, to achieve high speed access, the number of activated NAND flash memory chips (N act ), is increased for sequential data access. Since increased number of activated NAND chips may cause higher power consumption, the access speed of SSDs is limited by the power budget [5] . Additionally, N act is dynamically changed and most of write accesses are random accesses (4KB or less) in actual systems [6] . Therefore, we present an adoptive design methodology of the 3D-SSD system with TSVs to be compatible with every load cases. In this paper, the optimization method of the parasitic parameters of TSVs is discussed under different the load conditions. As illustrated in Fig. 1 , the clustering method is proposed for Cu-TSV case to reduce the capacitance effects of TSVs. Additionally, for poly-Si TSV case, adaptive wire-line control with the TSV-number controller can optimize the performance for each load conditions. Fig. 2 shows the energy dissipation of the 20-V booster for light load (N act = 1, random access) and heavy load cases (N act = 32, sequential data access). In a heavy load situation, large current flows through TSVs during boosting and R TSV may degrade the performance. Therefore, the diameter of TSV is more than 5.0 µm. However, for random data access (N act = 1), C TSV of inactivated chips may negatively affect to the performance. Thus, the 3D-SSD system with two different sizes of TSVs and cluster structure is presented as depicted in Fig. 3 . A smaller TSV (TSV local ) is used for local connection and clusters with a switch are connected with global TSVs (TSV global ).
Proposed 3D-SSD System with TSV technology

A. 3D-SSD with clustering and Cu-TSVs for multi-chip load
Additionally, the number of activated chips in each cluster is averaged with NAND controller. Table I compares the conventional TSV connection (non-cluster) and the proposed cluster-structure for the worst cases of heavy and light load conditions. The peak current for V pgm depends on the load size which corresponds to N act . Fig. 4 shows the efficiency of the proposed clustering from the SPICE simulation. In the SPICE simulation, the number of stacked chips, thickness of Si-substrate, the distance of each chip and the thickness of dielectric (SiO 2 ) are 128 chips, 50 µm, 50 µm and 100 nm, respectively. The cluster structure is assumed by 4 chips in each cluster and 32 clusters. In Fig. 3 , Cu-TSVs are used and the diameters of TSV local ( TSVl ) and TSV global ( TSVg ) are 5.0 µm, which is sufficiently large value from the simulation. By controlling the switches and reducing parasitic capacitors, T rise and E rise are reduced by 37 % and 41 %, respectively, in the case of light load "random" write condition (N act = 1) with the proposed structure. In addition, for the heavy load (N act = 32) condition, T rise and E rise are also improved by ~6 % and ~5 %, respectively, due to the distributed current, despite the 2 % performance degradation by additional switches. 
B. 3D-SSD with poly-Si-TSVs and TSV-number controller
A via-first technology with poly-Si TSVs is realizable without the contaminations [7, 8] although the resistance value becomes higher. Since the diameter of a poly-Si TSV is limited by less than 2.5 µm due to their low deposition rate, low TSV resistance is achieved by increasing the number of TSVs [8] . The performance of 3D-SSD, however, may degrade due to large total surface area of TSVs compared with large  TSV case [4] . As well as Fig. 5 , sufficiently large via-numbers of TSV local (N TSVl > 4) can prevent the performance degradation with poly-Si TSVs. On the other hand, from the result of Fig. 6 , there is the optimum number of N TSVg for each load condition. As increasing N act , the optimum N TSVg has been shifted to larger value. Therefore, the 3D-SSD with a TSV-number controller is proposed to control the wire-line adaptively for poly-Si TSVs as shown in Fig. 7 . In order to select the optimum N TSVg , the TSV controller changes the number of the global TSVs by controlling the switches. The local cluster switch is controlled by these control signals and the cluster enabling signal. Therefore, the additional cost of a NAND chip is only one signal TSV (~ 100 µm 2 ) since the signal TSV should be high-speed connection. Fig. 8 gives the performance improvements of the proposed method with poly-Si TSVs. The proposed controller achieves 7.5 % rise-time reduction in heavy load condition (N act = 32) and 16.5 % energy reduction in the case of N act = 1, compared to the fixed TSV number (N TSVg = 16). Fig. 9 shows the advantages of the proposed 3D-SSDs for real systems. The data pattern is assumed by Windows applications [6] . In PC application, random data accesses account for >70 % of the total access as shown in Fig. 9(a) . In addition, the proposed method is useful not only for the worst case of sequential data but for random data. Hence, by using cluster structure, the performance of the 3D-SSD with Cu-TSV is improved by ~10%. Furthermore, with the TSV-number controller, the performance is increased up to 2 times for poly-Si TSV case.
C. Perfomance Estimation of Proposed 3D-SSD Application
Conclusion
Table II summarizes the simulation results, which compares the proposed cluster and conventional non-cluster structures. Using the cluster structure and two sizes of Cu-TSVs, a 3D-SSD can be realized with 8.7 µsec rise-time and 1.1 µJ energy dissipation for sequential data access. Moreover, our proposal achieves ~34% rise-time and ~40 % energy reduction for random data access compared to the conventional non-cluster structure. For another scenario, poly-Si can be used for TSVs. By using a proposed TSV-controller, 7.5% of rise-time reduction in heavy load condition (N act = 32) and 16.5 % energy reduction in the case of N act = 1 are achieved compared with the fixed TSV number. due to area penalty of TSV local , which is defined by square of 2 TSVl include the margin for fabrication. Fig. 1 The strategy of TSV design for the proposed 3D-SSD system. To reduce the effect of parasitic capacitors (C), the clustering method with two different sizes of TSVs is adopted in the case of Cu-TSV. Furthermore, the adaptive TSV number control is needed for poly-Si case to optimize the performance. 
